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Non-volatile memory (NVM) technologies such as PCM, ReRAM and STT-RAM allow processors to directly
write values to persistent storage at speeds that are signicantly faster than previous durable media such
as hard drives or SSDs. Many applications of NVM are constructed on a logging subsystem, which enables
operations to appear to execute atomically and facilitates recovery from failures. Writes to NVM, however,
pass through a processor’s memory system, which can delay and reorder them and can impair the correctness
and cost of logging algorithms.
Reordering arises because of out-of-order execution in a CPU and the inter-processor cache coherence
protocol. By carefully considering the properties of these reorderings, this paper develops a logging protocol
that requires only one round trip to non-volatile memory while avoiding expensive computations. We show
how to extend the logging protocol to building a persistent set (hash map) that also requires only a single
round trip to non-volatile memory for insertion, updating, or deletion.
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1 INTRODUCTION
New memory technologies are changing the computer systems landscape. Motivated by the power
and volatility limitations of Dynamic Random Access Memory (DRAM), new, non-volatile memory
(NVM) technologies – such as ReRAM (Akinaga and Shima 2010; Wong et al. 2012), PCM (Lee et al.
2009;reshi et al. 2009), and STT-RAM (Hosomi et al. 2005) – are likely to become widely deployed
in server and commodity computers in the near future. Memories built from these technologies can
be directly accessible at the byte or word granularity and are also non-volatile. us, by puing
these new memories on the CPU’s memory bus, the CPU can directly read and write non-volatile
memory using load and store instructions. is advance eliminates the classical dichotomy of slow,
non-volatile disks and fast, volatile memory, potentially expanding use of durability mechanisms
signicantly.
e paper will appear at Proceedings of the 2017 ACM SIGPLAN International Conference on Object-Oriented Programming,
Systems, Languages, and Applications (OOPSLA’17). ACM, Vancouver, Canada.
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Taking advantage of non-volatility is not as simple as just keeping data in NVM. Without
programming support, it is challenging to write correct, ecient code that permits recovery aer a
power failure since the restart mechanismmust nd a consistent state in durable storage, which may
have last wrien at an arbitrary point in a program’s execution. is problem is well-known in the
database community, and a signicant portion of a DB system is devoted to ensuring durability in the
presence of failures. NVM is dierent, however, because writes are ne-grain and low-cost and are
initiated by store instructions. A further complication is that a processor’s memory system reorders
writes to NVM, making it dicult to ensure that program state, even when consistent in memory,
is recorded consistently to durable storage. In the interest of high performance, processors employ
caches and write buers and store values to memory at unpredictable times. As a consequence,
stored values may not reach NVM in the same order in which a program executes them, which
complicates capturing a consistent snapshot in durable storage.
To simplify soware development, most programming constructs for NVM provide all-or-nothing
semantics: either all modications in a block survive a crash or none of them do. To implement
these all-or-nothing blocks, most systems use either undo or redo logging (cf Section 6). Logging is
a fundamental operation to use NVM eectively. With undo logging, the log holds the old value
from each modied location, which suces to restore the system to the state before a partially
executed block. In redo logging, all modications are stored directly in the log. Once a block is
complete, the log contains sucient information to fully replay the block. In both cases, every
write executed in an all-or-nothing block modies the log, so its write performance is fundamental
to system speed.
e most important operation supported by a log is appending a data item (an entry) to the tail
of the log. It is also possible to read from the log and to trim part of the log, but these operations
typically occur outside of the critical path of execution. Once an entry is appended to the log,
it must remain visible aer a power failure and system restart (i.e., it is persistent). Entries that
were only partially recorded must not be recovered aer a power failure since their content is
corrupt. e primary challenge in designing a log data structure is distinguishing between fully
and partially wrien entries.
A standard solution is to split an append operation into two steps. In the rst, the entry itself is
wrien and ushed to NVM (Schwalb et al. 2015). In the second step, the data is commied, or
made visible, by inserting a commit record or by linking the data to a list. When the second write
reaches NVM, the entry is guaranteed to fully reside in NVM. is approach requires at least two
round-trip accesses (each a store, a ush, and a fence) to NVM. Even though an NVM access is far
faster than a disk or SSD, it still crosses the memory bus and is one to two orders of magnitude
slower than references to the processor cache1. erefore, it is desirable to reduce cost of durability
by making only a single round trip to NVM.
ere have been many aempts to reduce the cost of ushes to NVM (Section 6). In this paper,
we propose an alternative solution that depends on two properties of modern processors: 1) the
cache line granularity of transfers from cache to NVM and 2) the ability to control the order of
cache accesses.
e key observation is the last store to a cache line is sent to memory no earlier than previous
stores to the same cache line. us, to distinguish a fully wrien cache line from a partially wrien
cache line, it suces to determine if the last write made it to memory. Using this observation, we
propose a log algorithm that always avoids the second round trip to NVM. e algorithm is easy to
deploy, supports dierent entry sizes, and does not require new hardware support.
1Bhandari et al. (2016); Chakrabarti et al. (2014) reported 200ns latency for the clflush x86 instruction.
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We tested the eectiveness of our solution by implementing a log to support transactional
memory. We replaced the logging algorithm in the Atlas (Chakrabarti et al. 2014) NVMprogramming
language by ours, which improved performance on micro-benchmarks by up to 38%. We also
modied TinySTM (Felber et al. 2008), a soware transaction memory system, to add persistent
transactions on NVM. e new logging algorithm improved performance by up to 42%.
We then extended the log algorithm to build a persistent NVM set (hash map). is persistent
set is able to persist new data with a single round trip to NVM, which both improves throughput
and reduces the risk of losing data. Furthermore, it also allows a limited form of transaction, while
still requiring only one round trip to NVM.
2 MEMORY COHERENCY PROTOCOL FOR NON-VOLATILE MEMORY
In this section, we explore the interaction betweenmemory coherency protocols and NVM.ere are
two relevant protocols: the standard CPU-cache memory coherency protocol and the cache-NVM
protocol. We discuss these protocols and the result of their composition.
2.1 Protocol Between CPU and Cache
e memory coherency protocol among the CPU, cache, and memory has been widely studied
in the context of parallel programs, as shared-memory communication is eected by inter-cache
transfers. To ensure that concurrent threads (which possibly run on dierent processors) observe
state modications in the desired order, modern programming languages, such as C++11, provide
explicit memory reference ordering statements. ey enable a programmer to constrain the order
in which stores reach the cache subsystem.2
Specically, a write with release memory ordering semantics ensures that its value is visible to
other threads later (or at the same time) than values from writes that executed previously. We also
require the more expensive operation: release memory fence. It ensures that values from any write
that executed aer the fence are visible to other threads later (or at the same time) than values
from writes that executed previously3. On x86 processors, these are compiler directives that do not
incur runtime overhead (beyond reduced opportunity for compiler optimizations).
Memory ordering directives specify the order in which writes become visible to other threads.
ey do not specify the order in which the writes reach caches, since a cache is an implementation
mechanism, generally invisible in language specications. Wemake an assumption that constraining
the order of writes with respect to other threads also constrains the order in which the writes reach
the cache. is assumption is reasonable for existing processors, since writes only become available
to other processors aer they are stored in the cache.
Assumption 1. If two stores X andW are guaranteed to become visible to concurrent threads in
that order, then they are guaranteed to reach the cache subsystem in the same order. Hence the memory
ordering directives can be used to control the order in which stores reach the cache.
2.2 Protocol Between Cache and NVM
In existing computers, the processor cache is volatile. e durability of a write is ensured only
when its cache line is wrien or ushed to NVM itself.
2In this paper, we are only concerned the cache and its coherency protocol, and not, for example, store buers. We only
consider stores that reach the cache and not cache-bypassing stores.
3In C++11, these operations are atomic store explicit(addr, value, memory order relaxed) and
atomic thread fence(memory order release), respectively. e laer imposes more restrictions on a compiler
since it aects any write following the fence while the former restricts only a single write. Java and C# guarantee that two
volatile writes reach the cache in order of execution.
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Cache lines are wrien back to memory in accordance with the cache’s policy. In eect, this
means that there is no ordering constraint on writes to NVM. Modied (dirty) cache lines can be
wrien to NVM in any order. However, current systems do not write a partial cache line; every
transfer moves an entire cache line to the memory. We assume that this data transfer is atomic,
so that multiple modications to the same cache line are either fully wrien or not wrien at all
when the line is ushed to memory aer the writes. is assumption is also used by SNIA (2013,
NPM Annex B) and Chakrabarti et al. (2014, see footnote 16).
Assumption 2. A single cache line is transferred from the cache to NVM atomically. us, if a
range of memory words is contained in a single cache line and the data stored in the cache diers from
the corresponding values stored in memory, then aer a crash, NVM can contain either the memory
version or the cached version, but not a mixture of both.
It is important to note that multiple writes to the same cache line are not executed atomically
from the perspective of NVM since these writes do not reach the cache atomically.
Dirty cache lines are ushed to memory either internally, because of cache write backs, or
explicitly, because of ush instructions. Some systems provide operations to ush the entire cache
(e.g., x86wbinvd instruction), but this is a very expensive operation and should generally be avoided.
Instead, we rely on the possibility of ushing specic cache lines. We further assume that a ush
operation executes asynchronously, so that multiple cache line ushes can be pipelined. To ensure
that all outstanding ushes reach memory, a fence operation is necessary. roughout this paper
we use the x86 terminology: clflushopt ushes a cache line asynchronously and sfence blocks until
all previously executed ushes complete. Equivalent ARM instructions also exist4. As we will see,
it is benecial to write the content of a cache line to memory without evicting it from the cache, so
it can be reaccessed at low cost. e x86 clwb instruction provides this functionality, but it is not
yet available on x86 processors. e ARM64 cache ush operations already provide this option.
2.3 Protocol Between CPU and NVM
e coherency protocol between the program (CPU) and the memory is formed by the composition
of these two protocols. We are mainly concerned with writes, as reads are generally unaected by
the non-volatility of the memory.
We use the happens-before relation of C++ and Java memory models (Boehm et al. 2008; Manson
et al. 2005)5, denoted by <hb . According to Assumption 1, given two write operationsW and X
withW <hb X , thenW reaches the cache before (or at the same time) X reaches the cache. Given
a write operationW , we denote its write address by a(W ) and the address of the cache line by
c(a(W )), or directly by c(W ). Given the address of a cache line C , we denote by clflushopt(C) a
library call that ushes cache lineC asynchronously. We denote by sfence() a library call that waits
until all asynchronous ushes, which are executed by the caller thread, are completed.
We dene persistent ordering, X <p W if X is wrien to persistent memory no later thanW .
en the following holds:
• W <hb clushopt(c(W )) <hb sfence() <hb X ⇒W <p X (explicit ush).
• W <hb X ∧ c(W ) = c(X ) ⇒W <p X (granularity).
We denote the resulting persistent memory coherency protocol by PCSO for Persistent Cache Store
Order.
4hp://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0024a/BABJDBHI.html
5We do not consider memory order consume due to subtleties that are outside the scope of this paper.
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3 LOG ALGORITHMS
e key idea of our log algorithms is to distinguish if the last word wrien into a cache line, or even
last bit wrien into a cache line, has made it to NVM or not. e CPU-cache protocol ensures an
ordering of writes within the cache line, and consequently enables us to uniquely distinguish the
last write. Aerwards, the algorithm can ush the line to NVM. According to the PCSO consistency
model, if the last write made it to NVM, then all preceding writes to the cache line also made it to
NVM.
Specically, we consider two cases. In the rst case, the log algorithm metadata and the log entry
can t in the same cache line. In this case, the algorithm writes the metadata immediately aer
writing the actual data. A cache line in NVM is valid if its metadata contains the sentinel value
valid. A log entry is valid if all cache lines on which the entry resides are valid. It is only partially
recorded otherwise. When the log’s memory is reused, we can swap the meaning of valid and
invalid swap, to avoid the need to reinitialize the log.
In the other case, where data is consecutive in memory with no space for metadata, we present
two variants of the algorithm that allow metadata to be stored separated from data, either by
carefully using part of the data as a validity bit or by employing randomization.
3.1 Algorithm Details
A log supports two operations that modies the log: one for appending a log entry to the log tail
and another for trimming a set of entries from the log head. We assume that the performance of
appends is more important than trimming, as appends execute on the critical path, while trimming
may happen asynchronously.6
We further assume that the log is implemented as a circular buer (or, a set of connected circular
buers), which are reused. Finally, we assume that a cache line is 64 bytes (512 bits) and a machine
word is 8 bytes (64 bits).
A log append operation receives the data or payload to append. e operation creates a log entry
that contains the payload and additionalmetadata. A system may crash (e.g., due to a power failure)
at any point during execution. During recovery, it must be possible to distinguish between the case
in which the payload was fully wrien to NVM from the case in which only part of the payload
was stored. When the append operation returns, it is guaranteed that the data is stored durably
and the recovery procedure will recognize this state. In addition to correctness, the log algorithm
should perform well, minimizing the latency for the append operation.
e algorithms below do not contain explicit synchronization. Sharing a log among threads and
serializing writes with a global lock can signicantly reduce performance (Avni and Brown 2016;
Wang and Johnson 2014). ere are beer ways to parallelize a log. One option is to partition the
log, which allows threads to write simultaneously to the log without synchronization. is typically
requires a shared variable, accessed with a fetch-and-add instruction, to obtain a new portion of
log space. Another possibility is a per-thread log augmented by additional ordering information
(such as a shared sequence number) in the log entry. In this case, each log is private, but the global
order of entries can be reconstructed. We use the laer option for our logging algorithm in the
Atlas and TinySTM systems.
6e frequency of reading from the log depends on the actual usage. In some systems, the log is read only aer a power
failure and during recovery. In other systems, the log is read before entries are trimmed, for example to ush their content
to NVM. It is also possible that some operation read the log during normal execution, such as for redo logging systems, but
this should happen infrequently.
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3.1.1 Validity Bit. First, consider the case when it is possible to dedicate some metadata bits in
the circular log. Specically, we require that every cache line spanned by any log entry contains at
least one metadata bit at a known location.
If the size of an payload is small, it is possible to add a metadata byte or word aer the data. For
example, if a payload contains 24 bytes of data, then an additional metadata word can be appended
aer it. us, every fourth word in the log is metadata. When the log is aligned with cache lines,
then every log entry ts in a single cache line and contains one metadata word.
Generally, it is possible to place metadata bits inside the log if the size of a payload is smaller
than 2 cache lines minus two words.7 In this case, it is possible to expand each entry to one or two
cache lines and place a metadata word at the beginning of a cache line and another metadata word
at the end of the subsequent cache line. Figure 1 illustrates how dierent object sizes are handled.
In other cases, if the structure of the payload is known, it may be possible to use unused bits in
the payload as validity bits. For example, if the payload contains a value and an address, and the
address is known to be at least 2-byte aligned, then the address’s least signicant bit (which is zero)
can hold the validity bit. Although bit manipulations are slightly more complex, this approach has
the benet of minimizing memory footprint.
Formally, the algorithm works only if the condition below is satised.
Denition 3.1. For any log entry L and every cache line C overlapped by L, there must be a
metadata bit in C ∩ L.
e proposed log algorithm is called CSO-VB. e log is initialized to zero and a zero validity
bit implies invalid. When a new entry is added, the data is wrien (but not ushed). en, all
validity bits inside the entry are set to valid (initially 1). en the entries are ushed. When the
log is reused (i.e., tail reaches index 0 again), the meaning of the validity bit is ipped, so that 0
implies valid and vice versa.
Since the validity bit is wrien aer the payload, according to the PCSO consistency model, a
validity bit containing valid implies that the entire cache line was also wrien to NVM. us, if all
validity bits inside an entry are valid, the entire log entry was wrien.
e tail is kept in volatile memory and is not considered during recovery. e head pointer is
kept in NVM and must also provide the current polarity of the validity bit. A log entry is valid if it
is in the range [head, LOGSIZE) and its validity bit matches the current validity bit, or it is in the
range [0,head) and its validity bit is opposite from the current validity bit. e entry pointed to by
head is the oldest entry. Entries in [head, LOGSIZE) are ordered by their distance from head (closer
means older). Entries [0,head) are newer than entries in [head, LOGSIZE) and are ordered by their
distance from the beginning of the log (closer means older).
3.1.2 Preserving Entry Layout via Randomization. While the CSO-VB algorithm is ecient in
space and time, it requires interleaving validity bits with log entries. If a log entry is long, using
this approach requires spliing an entry into multiple smaller entries. is may break or require
non-trivial modication to existing code. For example, if a string is wrien to the log, it is highly
desirable to store it continuously in memory so that string-handling methods operate normally.
CSO-Random is a variant of the algorithm that alleviates this issue (at a cost), to durably store log
entries that do not allow modication of their internal layout.
7We assume that the content must be word-aligned so that the application can read the log easily. us, the payload cannot
start at the second byte (or bit) and must start at the second word. In the common case, the size of the payload is also
word-aligned. us, the second validity bit must also reside in a dedicated metadata word. Overall, 2 metadata words are
used. If the size is not word-aligned, it is possible to use one word and one byte for metadata. If the payload is not required
to be word-aligned, it is possible to use only two bytes for metadata.
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2	cache	lines	entry
1	cache	line	entry
½	cache	line	entry
log	entry payload metadata cache	line
Fig. 1. Dierent alternatives for dierent sized log entries. Vertical lines represent cache-line boundaries.
The full area represents payload while the dash area represents validity bits. Colors are used to distinguish
consecutive entries.
e key idea is to initialize the log memory with a predened 64-bit random value.8 When a
payload is logged, its last word must dier from the random value. If the random value is chosen in
a uniform manner, the probability of a collision is 2−64 per cache line of payload. On recovery, if
the value in the appropriate word of NVM cache line diers from the random value, then the cache
line was fully wrien.
On the other hand, in the rare case when corresponding word of the value matches the random
value, we require an additional round-trip to NVM. In our implementation, we assume the existence
of a sentinel value that cannot appear in normal execution, but diers from the random value. Aer
writing the log entry, we append another log entry containing the sentinel value. Once this second
entry is valid, it serves as an indicator that the rst entry is also valid.
Unfortunately with this algorithm, every append requires two round trips to NVM: rst to
initialize NVM to the random value and the second to actually write the data. Fortunately, the
critical path to append data contains only a single round trip, as the initialization can be done in
advance. In addition, during initialization, many cache lines can be wrien between each ush
instruction to improve performance. Still, this is not a great solution as NVM is likely to incur high
energy consumption during the additional write, which also counts against possible wear limits of
NVM. Below, we consider another solution that avoids the second write.
3.1.3 Flexible Validity Bit. e Flexible Validity Bit (CSO-FVB) algorithm is similar to the CSO-
VB algorithm above: it uses a single validity bit in each cache line to indicates it the cache line was
fully wrien. However, unlike the algorithm above, it is not possible to “steal” a single bit from
the actual data. us, both the new data to be wrien to the log and the old data already in the
log are arbitrary bit paerns. e key idea in the CSO-FVB algorithm is to nd the last bit that
distinguishes between the old and the new data, which then serves as a validity bit. Finding the
position of the exible validity bit requires a bitwise XOR between the old and new content and
then nding the nal 1 bit. e algorithm stores both the position of the validity bit and the value
of the bit in a separate metadata eld. Figure 2(a) illustrates the exible validity bit.
In our current implementation, when an append is invoked, we rst compute the number of
cache lines that an entry spans. For each group of up to 6 cache lines, a word in the metadata cache
line is used for the group. Each metadata 64-bit word contains 6 validation pairs, each consisting of
a 9-bit oset (a cache line spans 512 = 29 bits) and a value bit. e rst metadata word contains also
a validity bit (as in the Validity Bit algorithm) to validate the metadata itself. Since each metadata
word uses only 60 bits (6 pairs, each 10 bits), one of the unused bits stores a validity bit. Figure 2(b)
depicts a log entry.
8Another variant is to initialize memory with an invalid value that will later be overwrien by a valid value when the actual
data is stored. For example, the upper 16 bits of addresses on 64-bit x86 processors must be either 0 or 1. Seing these bits
to another paern in a pointer eld in a log entry can distinguish a valid address from an initialized value.
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0 1 2 3 4 5 6 7 8
0 0 1 1 0 1 0 0 1
1 0 0 0 0 1 0 0 1
1 0 1 1 0 0 0 0 0
New
Old
XOR
Pos
Flexible	Validity	Bit:	pos=3,	value=1
Last	Diff
Payload	(data)Metadata
Validity	Bit Flexible	Validity	Bit
Flexible	
Validity	Bit
Entry
Metadata
(a) (b)
Fig. 2. (a) Single validity bit. The position of the last bit that diers between the old and the new content is
marked with a blue arrow. The bit in the new content at this position is the flexible validity bit; it is marked
in purple. The position of the flexible validity bit is 3 and its value is 1. Part (b) contains a log entry for the
flexible validity bit algorithm. The payload spans 2 full cache lines and part of the first cache line (up to 7
words). There is one metadata word at the beginning of the entry. This metadata word contains one validity
bit and two flexible validity bits. Orange arrows show which validity bits are used to ensure the validity of
each cache line in the entry.
e code in Listing 1 explains how to write new content to a cache line. Before writing new
content, the algorithm reads the old content and compares it against the new content, in reverse
order. When the xor of an old word and a new word dier, the algorithm counts the number of
trailing zeros in the xor’ed value, with the ctz instruction (Line 5), to calculate the position of the
nal dierent bit. e bit from the new content and its oset is added to the metadata. Finally, the
new content is wrien in order to ensure that this dierentiating bit is wrien last (Lines 12 – 14).
When the old and new data are equal, there is no need to write the new content. Any bit can
serve as the validity bit, so we pick an arbitrary one.
If a program crashes and requires recovery, each cache line is processed as follows. First, the
metadata cache line is validated with its validity bit. en, for each group of cache lines, the oset
and polarity of its validity bit are compared against the corresponding bit in NVM (the actual data).
If the bits dier, then the new data was not completely wrien to NVM. If the bits match, then
all bits wrien before the validity bit were fully wrien according to the PCSO memory model.
us, the cache line is considered as fully wrien. Listing 1 also contains the code for the recovery
algorithm.
e principle incremental cost of this algorithm is from reading the old content before appending
a new entry. ese values, however, can be prefetched from NVM in advance, so that during an
append operation, the old value will be in the processor cache. Additional overhead comes from
bitwise xor and computing trailing zeros, but these instructions run quickly on cached values.
Furthermore, it is expected that reading NVM will require signicantly lower power than writing
to it.
4 SINGLE TRIP PERSISTENT SET
While logs are an important component for building persistent transactions, it is also possible to
directly construct other persistent data structures in NVM using similar techniques. is section
describes a set (hash map) called a Single-Trip Persistent Set (STPS) that persists data with a single
round-trip to NVM. In addition to the standard hash map operations, STPS supports persistent
transactions with all-or-nothing semantics. e approach used to construct STPS can be used for
other data structures as well.
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Listing 1. Flexible Validity Bit Algorithm
1 <oset:9, bitValue:1> writeCacheline(word ∗newcontent, word ∗log) {
2 for j from 7 downto 0 {
3 di = newcontent[j] XOR log[j]
4 if (di != 0) {
5 intraWordOset = ctz(di); // count trailing zeros in the dierence word. See Figure 2
6 oset = 64 ∗ j + intraWordOset;
7 bitValue = getBit(newcontent[j], intraWordOset);
8 break;
9 }
10 }
11 if (j >= 0) { // found some dierence between old and new content
12 for k from 0 upto j − 1
13 log[k] =newcontent[k];
14 atomic store(&log[j], newcontent[j], memory order release);
15 // no need to copy from j+1 to 7. The old and new are the same
16 } else { // all XORs are zeros, the old and new are the same
17 // No need to write the new data, just ensure recovery reports this cache line as valid
18 oset = 0; // pick arbitrary oset here (between 0 and 511)
19 bitValue = getBit(newcontent[oset / 64], oset % 64);
20 }
21 return <oset, bitValue>;
22 }
23
24 bool checkCachelineValidity(word ∗log, oset:9, bitValue:1) {
25 interWordOset = oset / 64;
26 intraWordOset = oset % 64;
27 return getBit(log[interWordOset], intraWordOset) == bitValue;
28 }
e STPS design is based on the CSO-VB log algorithm9. As with the log algorithm, we do not
consider multithreading.
e key idea of the STPS algorithm is to store hash entries in a persistent log. Without failure,
the STPS algorithm behaves like a standard chaining hash map. When a failure occurs, however,
the hash map can be reconstructed from NVM.
Listing 2 contains the code for the update and recovery procedures. An Enhanced Persistent Log
(Section 4.1) is used to store the hash entries durably and it is the only data used during recovery. e
bucket array and next pointers are volatile data that are reconstructed during recovery. Compared
with a normal, volatile hash map, the dierences arise from the need to allocate a node, initialize
it, and deallocate it in the persistent log. Searches have no persistence implication and execute
normally.
Following a power failure, recovery must be executed before any operation is applied to a
STPS. e recovery traverses the entire enhanced log to reconstruct the bucket array and next
pointers, so that recovery time is proportional to the amount of memory allocated for the STPS.
e STPS algorithm trades fast (and single round-trip) modications against slow recovery. In
general, this tradeo is reasonable since failures are typically rare; the Makalu allocator made a
9Designs based on CSO-FVB or CSO-Random are straightforward extension of this algorithm.
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Listing 2. Hash map updated based on enhanced logging
1 Global:
2 EnhancedPersistentLog hashTableLog;
3 node ∗bucketArray[];
4 void update(key, data) {
5 node ∗∗prev, ∗curr;
6 findNode(key, bucketArray, &prev, &curr); // finds current entry and previous one
7 // prev points to either a bucket in bucketArray or next pointer of previous entry
8 node ∗newElement = log.append(key, data); // returns address of log entry
9 ∗prev = newElement; // links newElement to relevant bucket in bucketArray
10 if (curr−>key == key) { // found an older element
11 newElement−>next = curr−>next; // remove curr from the list
12 log.allowReuse(curr); // free curr to the log
13 }
14 else {
15 newElement−>next = curr;
16 }
17 }
18
19 void recovery() {
20 log.recover(); // bring the log to a consistent state
21 for each entry le in hashTableLog from older to newer {
22 applyOp(le, bucketArray); // reapply operation recorded by le
23 }
24 }
similar concession (Bhandari et al. 2016, c.f. Section 6). Set algorithms optimized for fast recovery
are outside the scope of this paper.
e key dierence between the log algorithms discussed preciously and the STPS log algorithm
(EnhancedPersistentLog) is memory management. e STPS log algorithm is not managed like a
queue and it allows entries in the middle of the log to be removed and reused. is complicates the
CSO-VB algorithm (also CSO-FVB), which assumed it could detect unused entries with a validity bit
whose polarity changed only when the log wraps around. In addition, a conventional log provides
a clear ordering among entries, which is required for recovery. Such an ordering is not available if
log entries from the middle of the log are reused. e enhanced persistent log resolves these issues.
4.1 Enhanced Persistent Log
e enhanced persistent log is based on CSO-VB log algorithm but allows elements to be removed
from the middle of the log. For simplicity, we start with log entries that t in a single cache line.
Aerward, we consider three extensions: removing elements from the hash map, entries that cross
multiple cache lines, and support for transactions.
One issue that removal creates is the order of log entries (which is necessary in recovery to
replay actions in the correct order). In normal logs, entries further from the head are newer. If
elements are removed from the middle, there is no head pointer and the distance between entries is
not related to their age. To solve this issue, we add a version number to each log entry. e version
records the order in which the entries were add to the log.
e second issue is the validity bit in an entry. For the CSO-VB algorithm, 1 initially means
valid. When the log space is reused, the meaning is swapped so that 0 is valid. is convention is
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Listing 3. Appending data to a STPS log
1 void ∗append(data) {
2 LogEntry ∗le = log.allocOrReuse();
3 assert(both validity bits in le are equal); // precondition
4 bool oldValidity = le−>v0;
5 le−>v0 = !oldValidity;
6 atomic thread fence(memory order release); // ensure flipping happens before writing actual data
7 for each word w in data:
8 le−>data[w] = data[w];
9 le−>ver = versions.increment();
10 atomic store(&le−>v1, !oldValidity, memory order release);
11 clflushopt(&le);
12 sfence();
13 }
not possible when elements are removed from the middle since adjacent entries may be reused a
dierent number of times, leading to inconsistent polarities.
To solve the validity bit problem, the STPS log algorithm uses two validity bits, denoted by v0
and v1. e entry is valid only if both bits are equal and invalid otherwise. Listing 3 contains the
code to append a new entry to a STPS. Figure 3 illustrates the process.
e algorithm starts by nding a reusable log entry (the specic details of reusability are discussed
later). All log entries are kept in a valid state, so a precondition is that the entry resides in NVM and
its two validity bits be equal. en the rst validity bit v0 is ipped, so it diers from the second
bit. is ensures that if the cache line is ushed early, the validity bits will not match and the
entry will be invalid. At Line 8, the log data is set (in a non-atomic manner). e release memory
fence between ipping the rst validity bit and writing the data ensures that the change to the bit
reaches the cache before the data. At Line 9, the version is updated and then the second validity bit
is ipped with release semantics, ensuring it reaches the cache aer the data update. Finally, the
data is ushed and an sfence is executed, ensuring that the data is stored in NVM. When append
nishes, both validity bits are equal, satisfying the log invariant.
To increase performance, the version number and the validity bits can reside in the same machine
word (64 bits). us, seing the version and ipping the second validity bit can be done with a
single write, which ensures the order between seing the version and the validity bit.
We claim that the STPS log algorithm is correct.
Claim 1. Suppose that each log entry ts in a single cache line. If a crash occurs aer append
nished, the recovery procedure would nd a log entry with the new data. If a crash happens before
append nished, the recovery procedure would observe either the log entry with the old data, the log
entry with the new data, or an invalid entry.
Proof. Aer append() nishes, the new data is stored in NVM since is was ushed before the
append() operation returns. Next consider the case in which the append did not nish, and suppose,
by contradiction, that recovery observes a valid entry that consists of a mixture of both old and
new data (and not just the old data or the new data). us, some of the writes at Line 8 reached
NVM while others did not. Let w1 be a write that reached NVM and let w2 be a write that did
not reach NVM. Let f lip1 be the write at Line 5 and let f lip2 be the write at Line 10. Due to the
release fence at Line 6, we have f lip1 ≤hb w1. us according to PCSO, f lip1 ≤p w1. Due to
the release semantics of f lip2 we havew2 ≤hb f lip2; according to PCSO,w2 ≤p f lip2. Sincew1
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Fig. 3. Illustrating update(K1, V4) to a STPS. Initially K1 is mapped to V3 and there are two reusable entries.
First, validity bit V0 is flipped to 1, causing the entry to become invalid. Then, the key and data are updated
to <K1, V4>. Aerward, the second validity bit is flipped to 1 and the data is flushed, causing the entry to
become valid. Finally, the bucketArray is modified to point to the new entry.
reached NVM, f lip1 must have reached NVM. Sincew2 did not reach NVM, f lip2 must not have
reached NVM either. us, the rst validity bit must dier from the second bit, contradicting the
assumption that the entry was valid. 
Next we discuss some more points that are more specic to the hash map implementation.
4.2 Removing an Element from the Hash Map
To remove a key from the hash map, a new entry, called a remove entry, is allocated in the log
to specify that the key was removed. en, the old entry can be deleted from the log. However,
actually deleting an entry requires a ush operation and is expensive. To avoid this unnecessary
cost, the STPS algorithm never delete entries from the log; it just mark them as possible to reuse.
We call such an entry a reusable entry. is means that until the entry is actually reused, it remains
valid. Aer a power failure, the recovery procedure would treat it as a valid entry and would insert
it into the hash map. But a subsequent entry with a higher version (such as the remove entry)
would remove it from the table.
To avoid unnecessary memory usage, the STPS should allow the log also to reuse a remove entry.
is creates a problem if the removed entry is reused before the old entry is reused and a crash
occurs, in which case, the recovery procedure would discover the old entry but not the subsequent
remove entry, eectively reviving the deleted element.
To prevent this from happening, we used a (volatile) FIFO queue to reuse log entries. e FIFO
ordering ensures that entries are reused in the order in which they are deleted. us, when a
remove entry is reused, the corresponding entry has already been overwrien. During recovery,
the reuse FIFO queue must be reconstructed in the correct order. Alternatively, all entries that are
not present in the hash map can be reinitialized, reseing any dependency.
4.3 Entries with Multiple Cache Lines
In the case in which an entry spans of more than one cache line, it is possible to extend the STPS
log algorithm in Listing 3 to operate with two validity bits for each cache line. An entry is valid if
all validity bits are equal and invalid otherwise. However, frequently, it is possible to use only a
single validity bit for cache lines beyond the rst.
Consider an old reusable entry consisting of <k1, ver1, val1>, which is replaced by a new entry
<k2, ver2, val2>. It would be correct for the recovery procedure to observe an entry <k1, ver1,
PACM Progr. Lang., Vol. 1, No. 1, Article 67. Publication date: January 2017.
Eicient Logging in Non-Volatile Memory by Exploiting Coherency Protocols 67:13
Listing 4. Appending data to a STPS log spanning multiple cache lines
1 void ∗append(data) {
2 LogEntry ∗le = findDeletedLE();
3 assert(all validity bits in le are equal); // precondition
4 bool oldValidity = le−>v0;
5 le−>v0 = !oldValidity;
6 atomic thread fence(memory order release); // ensure flipping happens before writing actual data
7 for each word w in data:
8 le−>data[w] = data[w];
9 le−>ver = versions.increment();
10 atomic thread fence(memory order release); // ensure second flipping happens aer writing actual data
11 le−>v1 = !oldValidity;
12 for each cacheline cl in le except for the first do:
13 le−>v[cl] = !oldValidity; // v[cl] is the single validity bit of cacheline cl
14 for each cacheline cl in le do:
15 clflushopt(&le−>cachelines[cl]);
16 sfence();
17 }
α (val1, val2)> where α represents a mixture of its two arguments. On the other hand, the key and
version must be either <k1, ver1> or <k2, ver2>, not be a mixture of both. If the key and version
are <k2, ver2>, the value must be val2.
In general, the key is oen smaller than 56 bytes (64 bytes together with the version eld). In this
case, only the rst cache line needs two validity bits, while other cache lines require only a single
validity bit. If the key is smaller than 119 bytes, it is possible put it entirely in the rst two cache
lines (plus 8 bytes for the version and validity bits for the rst cache line and another byte for the
two validity bits for the second cache line). us, it is possible to use 2 validity bits for each of the
rst two cache lines and one validity bits for each subsequent cache lines. Listing 4 contains code
for the rst case (56 bytes key). e only dierence from Listing 3 is the seing of multiple validity
bits and ushing multiple cache lines at the end of the algorithm and using a release memory fence
(instead of a write with release semantics) to ensure that all validity bits are wrien aer all data.
4.4 Transactions on a Hash Map
Since STPS uses explicit version numbers, transactions on a STPS can be implemented by writing
a set of elements with the same version number. e recovery algorithm must also know how
many entries have the same version to decide if a transaction completed successfully or if some
elements did not make it to NVM. In the laer case, all elements of the incomplete transaction must
be discarded. To nd the number of elements wrien in a transaction, we use an 8-bit transactional
counter alongside the version number. When executing a normal operation (without transaction),
this counter is set to one. But when n elements are modied atomically in a transaction, each
element has n in its transaction counter and the same version as the other elements. During
recovery, the number of elements with an identical valid version is recorded and compared to the
transactional counter. If they match and each entry is valid, then the transaction is commied.
Otherwise, the transaction did not nish before the failure, and all of its elements are discarded.
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5 MEASUREMENTS
To measure the eectiveness of the log algorithms, we evaluated their performance on a stress-test
micro benchmark, which repeatedly wrote entries to the log. In addition, we incorporated the new
algorithm into two existing systems. Wemodied TinySTM, a popular soware transaction memory
system, to make its transactions persistent. TinySTM does not have a clear log interface, but it
implements transactions with logging. Second, we used the log algorithm in Atlas (Chakrabarti
et al. 2014), a system designed to make multithreaded applications persistent on machines with
NVM memory. Atlas uses existing locking to delimit persistent atomicity regions. Atlas already
implemented a logging algorithm for NVM, which we replaced with ours. Finally, we measured the
performance of the STPS using the YCSB benchmark.
Since NVM components are not commercially available, we followed standard practice and
emulated NVM with DRAM. It is expected that, at least initially, NVM will exhibit higher write
latency than read latency. us, following standard practice in this eld (Arulraj and Pavlo 2015;
Volos et al. 2011; Wang and Johnson 2014), we inserted additional delay of 0ns – 800ns at the sfence
operation (which follows clushopt operations).
e experiments executed on an Intel(R) i7-6700 CPU @ 3.40GHz with 2 Kingston(R) 8GB DDR4
DRAM@ 2133 MHz. e code was compiled with g++ version 5.4.0. Unless specied otherwise,
each execution was repeated 10 times and the average and 95% condence intervals are shown.
5.1 Log Micro Benchmark
To measure the eectiveness of the various logging algorithms, we ran a log stress test that
repeatedly appended entries to a log. Every 512 appends, the log entries are read and discarded. We
varied the size of an entry from half a cache line to 1, 2, 4, and 8 full cache lines. Up to one cache
line, we used one metadata word, and for two cache lines and above, we used two metadata words.
We compare 7 log algorithms. e rst was the basic one: write the data and ush it to NVM,
then append the new entry to the log by modifying the previous entry’s next eld. We consider this
variant to be the baseline solution, as it is the simplest to implement and requires no initialization.
However, it requires two round trips to NVM. is variant is called TwoRounds.
e second and third variants use checksums to ensure validity. Both the data and the checksum
are wrien and ush together; an entry is valid if its checksum corresponds to its data. Dissimilar
entries could produce the same checksum, which means that an entry may be reported as valid
even though it is only partially wrien. is error could result in an arbitrary behavior and opens
opportunities for security aacks.
We experimented with cryptographic quality checksum algorithms (e.g., MD5, SHA1), but they
are far too expensive for this application. Instead, we used the CRC64 algorithm10, which oers a
low probability of spurious matches at a relatively low cost. We also used the CRC32 checksum
implemented by the x86 crc32 instruction. is algorithm is weaker and has a greater likelihood of
spurious matches. e CRC32 algorithm is probably not practical for real systems, but it oers a
lower performance bound for checksum algorithms.
When a circular buer is reused, the log contains old entries with a valid checksums. To avoid
reinitializing the log, a checksum should also contain a sequence number that is incremented when
the log wraps. us, old entries will have an incorrect checksum with respect to the new sequence
number. It is possible to avoid initializing the log at the beginning, with the (small) risk of arbitrary
data being considered valid.
e fourth variant uses the tornbit algorithm (discussed in Section 6). e main drawback of this
variant is that it inserts a metadata bit in every word (8 bytes). us, an entry (e.g. string) cannot
10We used the open source implementation from hp://andrewl.dreamhosters.com/ledump
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Method Flushes Randomincorrect
Adversarial
incorrect Size limitation Additional overhead
CSO-VB n+1 No No ≤ 119 bytes*
CSO-FVB n+1 No No Unlimited Additional read
CSO-Random 2n+ n264 No No Unlimited
Atlas 1.5n No No 24 bytes
tornbit n+1 No No Unlimited Slow reads
CRC32 n 2−32 Yes Unlimited Fast (hardware)
CRC64 n 2−64 Yes Unlimited Slow
MD5/SHA1 n ≤ 2−128 No Unlimited Very slow
Table 1. Comparison of logging algorithms. The flushes column is the number of flushes to NVM per entry
aer the log is reused n times. A +1 represents initialization; the multiplier of n represents the number of
flushes per entry. The Random incorrect column shows the probability that the algorithm is incorrect (and
results in an arbitrary behavior aer a crash) when the program writes random data. Adversarial incorrect
column shows whether an adversarial program can create arbitrary behavior. *If possible to interleave data
with metadata, then CSO-VB has no size limitations.
be accessed directly in a standard way. With this algorithm, appending to the log and reading from
the log require conversions to insert and remove these bits from an entry’s representation.
e next are the logging algorithms presented in this paper. e h variant is the validity bit
algorithm called CSO-VB (Section 3.1.1). It works for up to 2 cache lines. We do not measure it for
larger entries as that requires dividing the payload.
e sixth variant is the rst extension to the CSO-VB algorithm, which uses random initialization.
During an append it uses one round trip to NVM with probability 1 − 2−64 (Section 3.1.2). Aer the
log is consumed, it is initialized back to the random value. ese values are not ushed immediately.
Instead, we rely on a subsequent operation to ush the random value, in order to allow initialization
to run in the background. is variant is called CSO-Random. e seventh variant uses the exible
validity bit algorithm, called CSO-FVB (Section 3.1.3).
All these algorithms require initializing the log before the rst use. e CSO-Random also
performs two writes per append, but the second write is o the append’s critical path.
Finally, for Atlas, with entries of size 24 bytes, we used the logging algorithm from Atlas
(Section 6). is algorithm adds a next pointer to each log entry and forms a list of all valid entries
in the log. Append starts by writing the data and ushing it to NVM. en, the entry is chained
to the log by seing the next pointer of the previous element. If the next pointer of the previous
element resides in the same cache line as the entry, a single ush is sucient. For 24 bytes entries
(and 8 bytes next eld), this happens every second entry. us on average, this algorithm requires
1.5 round trips to NVM. is variant is denoted AtlasLog. Table 1 summarizes the properties of all
these variants.
5.1.1 Results. Figure 4(a) shows throughput as a function of the number of cache lines wrien.
When moving from one half to a full cache line, performance increases. We aribute this to the
clflushopt instruction, which evicts a line from the processor cache, so that the next operation
must fetched it again. When a full cache line is wrien, the CPU can prefetch the subsequent cache
line, speeding the next reference. We expect this anomaly to disappear with Intel’s proposed clwb
instruction, which does not evict a line from cache.
e CSO-VB algorithm performs best, but works only up to two cache lines (or requires inter-
leaving metadata and data). e tornbit algorithm is also very ecient for half cache line, but then
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deteriorates quickly. is is primarily due to the overhead of reading the log and reconstructing the
entry. e CSO-Random and CSO-FVB algorithm are similar to the CSO-VB algorithm, with only
2% – 7% performance loss. However, they can be extended to larger log entries while leaving the
payload consecutive in memory, which CSO-VB cannot. We expect that the CSO-FVB algorithm
may be a beer choice for NVM as it reduces memory wear and may exhibit beer power eciency
e CRC32 algorithm performs close to the CSO-FVB and CSO-Random for one cache line but
aerwards is slightly slower. Recall that CRC32 may erroneously report an entry as valid with
non-negligible probability. e CRC64 has lower performance and for large entry sizes it is even
slower than TwoRounds. Finally, AtlasLog has beer performance than TwoRounds, but it is
slower than other methods and is restricted to a specic sized entry. Still, it does not require log
initialization.
In Figure 4(b), we present results with articial delay added to NVM writes. e entry size was
xed at a half cache line, so all variants could be compared. e emulated delay ranges between 0ns
and 800ns. At 800ns, the dierence among the variants that ush once is negligible. As expected,
the methods that suer most from increased latency are those that access NVM more than once,
i.e., TwoRounds and AtlasLog (TwoRounds is slower than CSO-VB by 50% and AtlasLog is slower
by 33%).
5.2 TinySTM
TinySTM (Felber et al. 2008) is a popular soware transactional memory system. To ensures that
all writes execute atomically, TinySTM buers writes during a transaction in a write set and then
executes them during the commit. To make TinySTM persistent, we puts its write entries into a
persistent log. During the commit, all write entries are ushed to NVM to make the transaction
persistent. en the writes are executed and asynchronously ushed to NVM (i.e., without executing
a sfence) since these writes can be recovered from the log). Periodically, a sfence is executed to
ush pending writes and the log is truncated.
e logging mechanism of TinySTM performs variable length appends since the number of write
entries is unknown in advance. We used the CSO-VB algorithm since a log entry consists of a set
of write entries, each of which is 48 bytes and aligned to a cache line boundary (64 bytes). We used
the 2 extra words as metadata. When a thread reads an address it wrote in the same transaction,
it must read the latest value in the log instead of the older value in memory. e need to read
entries complicates the tornbit algorithm, which does not keep the value in a readable format but
rather interleaves it with metadata. us, we did not implement this method. In addition to the
new CSO-VB algorithm, we also implemented the log using TwoRounds and CRC64 and CRC32.
To measure the eectiveness of TinySTM we used 3 benchmarks from the STAMP suite: ssca2,
vacation (high contention conguration), and intruder. For each log algorithm, we created a version
of TinySTM that uses the algorithm. We then ran each STAMP benchmark using each of the
TinySTM variants. We report the ratio between the baseline (TinySTM using TwoRounds logging)
and the other logging algorithm (higher is beer). e results are depicted in Figure 5(a). e
CRC64 logging algorithm performs quite poorly in this case, even worse than TwoRounds. By
contrast, both the new CSO-VB and CRC32 perform beer by 1.3% – 17.9%. But CRC32 oers
relatively weak correctness guarantee.
In Figure 5(b) we introduced articial latency to the cache ush operation, of between 0 and
800ns and run the intruder benchmark. As expected, when ushes to NVM are expensive, the
benets of using a single ush to NVM increases. When the additional latency was 800ns, even
CRC64 performs beer than the baseline by 23% while the CSO-VB and CRC32 oer 41.5% – 42%
improvement in this case.
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(a)
(b)
Fig. 4. Stress testing log algorithm. Throughput (million appends per second) for each algorithm.
5.3 ATLAS
Atlas (Chakrabarti et al. 2014) is a system designed to simplify porting of existing multithreaded
code to run durably on a machine with NVM. Atlas leverages an application’s critical sections
(implemented with explicit locks) to delimit internal NVM transactions. To implement the internal
transactions, Atlas uses a specialized NVM logging algorithm. Each log entry consists of 32 bytes,
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(a) (b)
Fig. 5. Speedup over TinySTM using TwoRounds logging algorithm. (a) 3 benchmarks from the STAMP
benchmark suite. (b) the intruder benchmark from the STAMP suite, varying the added latency of the flush
operation between 0 and 800ns.
including 8 bytes pointing to the next entry. As discussed previously, appending an entry to the
log requires 1.5 round trips to NVM on average.
We modied the Atlas system to use the new logging algorithm CSO-VB by replacing the next
pointer with a validity bit. In addition to validity, the rst element stores the sense of the validity
bit for the current iteration (i.e., whether true means valid or invalid, swapped every reuse). If a log
is exhausted, a new log is allocated. In this case, the last element in the old log points (via its next
pointer) to the rst element in the new log.
Atlas also logs memcpy and similar functions that write variable length payloads. In this case, a
normal log entry (32 bytes) is added, which points to the variable-length data. e variable-length
entry is wrien and ushed before the normal log entry is inserted, leading to 2.5 ushes per
operation on average. We replaced this logging algorithm by the CSO-FVB algorithm. e new
algorithm also inserts a normal log entry that points to the new data. However, both the xed-sized
and the variable-sized log entry are wrien together, so a single round trip to NVM is sucient.
e exible validity bit for the rst cache line (which contains exible validity bits for the other
cache lines) is stored in the normal log entry that points to the variable length entry.
To measure the eectiveness of Atlas with and without the new logging algorithm, we exercised
a set of data structures implemented using the Atlas interface and measured their performance.
Four data structures are used: store modies an element in a shared array in each iteration, queue
enqueue or dequeue elements from a shared queue, cow array modies an element in a shared
array by creating a new version of the array, and alarm clockmodies an alarm clock while another
thread plays the alarm and remove the expired entries. e original Atlas system is called ATLAS
while the modied version is called ATLAS-CSO. We present the ratio between the running time
of ATLAS and ATLAS-CSO; since these tests are short running, each was executed 100 times to
reduce the condence intervals. e results appear in Figure 6. e store micro benchmark writes
values to an array in a tight loop, so the performance of the log is crucial. ATLAS-CSO provides
a 38% performance improvement. For the queue and the alarm clock benchmarks, ATLAS-CSO
provides 23% and 11% performance improvements, respectively. e cow-array benchmark uses
the log less frequently, so it does not benet from the change.
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Fig. 6. Data structure implemented with Atlas. The ratio between the running time of ATLAS and the running
time of Atlas-CSO. Higher is beer.
5.4 Single Trip Persistent Set
To measure the eectiveness of the persistent set implementation, we used a stress test with 50%
reads and 50% updates (based on YCSB workload B). e single-trip persistent set is compared
with a baseline implementation that requires two round-trips to persist data (TwoRounds), one for
writing the data and another for writing the next pointer. As for the log algorithms, we modeled
NVM with DRAM and added 0ns – 800ns delay to cache ush operations to model slower accesses.
Figure 7(a) shows that throughput is a function of the additional delay. With no additional latency
(i.e., the latency of NVM is similar to DRAM), single-trip persistent set provides 25% performance
improvement over the baseline. When access to NVM is slower than DRAM, avoiding a second
round trip to NVM improves performance up to 86% over the baseline TwoRounds.
We also varied the size of the set between 2K and 32M, quadrupling each step. We did not add
additional latency to the ush operation in this case. e results appear in Figure 7(b). For small
sets (up to 128K) the data ts into the processor cache and so the overhead of the ush operations
dominants. us, STPS improves performance by 52% – 56%. When the set is larger, navigating the
hash map took a signicant amount of time, reducing the benets of STPS to 23% – 29%.
Figure 7(c) shows the results of varying the size of each node between 1 cache line (64 bytes) and
16 cache lines (1Kb). e set size was xed to 1M and no additional latency was added to the ush
operation. STPS improves performance 25.9% – 26.5% when entries are one or two cache lines (up
to 128 bytes), 16.4% – 16.7% when entries are four or eight cache lines (256 – 512 bytes), and only
9.1% when entries consists of 16 cache line (1Kb).
Figure 7(b) indicates that for large sets nding the right place to insert the new record is slow,
making it desirable to interleave ushing the new record and navigating the hash map. is
is impossible in the baseline implementation since the record’s next pointer must be persistent,
and it is known only aer the record location is found. However, this is possible in the STPS
implementation since the new record’s next pointer is transient and needs not be ushed to NVM.
is optimization might allow the STPS to persist data much faster.
Unfortunately, this optimization actually reduces performance in current architectures. is is
likely due to the clflushopt instruction, which evicts the cache line from the processor cache. If
the entry is ushed before navigating the data structure, then the cache line containing the new
record is evicted from cache. When the record’s next pointer is set, the processor must bring the
cache line back from memory. We expect this ineciency to disappear once the clwb instruction
becomes available, as it writes a cache line to NVM without evicting it from the processor cache.
Code for this optimization appears in Appendix A.
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Fig. 7. Throughput of STPS as a function of added flush latency, set size, and entry size.
6 RELATEDWORK
Mnemosyne is a system for low-level management of persistent memory (Volos et al. 2011). It
dened new hardware primitives and programming language type annotations for persistent
regions and implemented a persistent log and transactions. eir log algorithm used the tornbit
optimization: data is broken so that each word has a 63 bits payload and one bit metadata. e
metadata is a validity bit and allows recovery to determine whether the word was wrien or
not. e main overhead of Mnemosyne is reading the log; it is not possible to access data in the
log directly, but instead its contents must be reassembled by removing metadata bits. is paper
presents several algorithms that perform as well or beer than tornbit, but do not modify a log
entry’s representation.
Several systems ((Hu et al. 2017), (Kolli et al. 2016) based on Prabhakaran et al. (2005)) used
checksums to validate the integrity of log appends. Kolli et al. (2016) also studied hardware support
for transactions to provide NVM atomicity and interleaved ushes to NVMwith subsequent ushes,
to reduce the length of the critical path of ushes. Hu et al. (2017) designed log structured non-
volatile memory management system. eir system turns all writes into NVM to log appends. e
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log is indexed in volatile memory so that data can be located eciently. is paper presents several
logging algorithms that perform as well as checksumming, but do not have the same (small) margin
of error and are not vulnerable to collision aacks.
DudeTM (Liu et al. 2017) is a recent transactional system for NVM. It reduces the overhead of
logging by persisting the log in batch in the background. is increases the latency of persisting the
data, which is lost if a power-failure happens before the background thread nishes. e logging
algorithms in this paper ensure that data is stored non-volatility before the return. ey may also
be used to speed logging performed by a background thread.
e systems described above assume that all writes to NVM are part of a transaction. us,
every write to NVM must be logged. is emphasizes the importance of the log for the overall
performance of the system.
Atlas (Chakrabarti et al. 2014) is a system that uses explicit locks to delimit regions of code
whose outputs should be persisted atomically in NVM. Locks dier from transactions since partial
overlapping of locks creates non-trivial atomicity regions that have no equivalent with transactions.
Atlas ensures atomicity through logging. Each log entry is 32 bytes, including a next pointer.
Ensuring durability requires two phases: rst, the new entry is ushed and then, the previous
entry’s next pointer is modied to point to the new node. But since every other log entry resides
in the same cache line, one of two times, a single ush suces. is paper explores only logging,
and, as shown in Section 5.3, its algorithms can improve the performance of Atlas by avoiding the
second round trip. Atlas uses log-elision to avoid logging writes to NVM outside of critical sections.
Writes inside a critical sections must still be logged.
ere are also hardware solutions for NVM logging. Joshi et al. (2017) incorporated logging
into the memory controller. It is responsible for respecting ordering constraints, but it is o the
processor’s critical path. e hardware implements “undo logging” by recording the old value of
each modied cache line. Another hardware solution was presented by Doshi et al. (2016). eir
system implements “redo logging” but avoids the overhead on reads by not ushing the cache
to the NVM before the log is wrien. When needed, they used a victim cache to store the data.
Other proposals ((Condit et al. 2009; Lu et al. 2014; Pelley et al. 2014)) augment the cache subsystem
to ush cache lines to NVM in a desired order. e algorithms in this paper work with existing
processors.
A commonly used solution to reduce the overhead of appending is batching (Arulraj and Pavlo
2015; Huang et al. 2014; Pelley et al. 2013). Instead of ushing data immediately, modications to
multiple elements are accumulated and ushed to NVM together. Batching reduces the durability
guarantee of the log. In addition, there are cases in which batching should not be used since
important data may be overwrien before the log appears in NVM. is paper provides a strict
durability guarantee: once the operation returns, the data is persistent in NVM. Of course, there
are performance benets to batching that might make sense in particular circumstances, and this
optimization could be added to the algorithms in this paper.
A persistent log is a crucial building block for constructing persistent transactions. However,
it is also possible to implement transactions and persistent data structures with copy-on-write.
Copy-on-write rst builds a new state and then replaces the existing state with the newwith a single
atomic operation, usually a single 8-bytes modication. is paradigm is popular for hard-disks
and has also considered for NVM (Condit et al. 2009; Schwalb et al. 2015; Venkataraman et al. 2011).
Arulraj and Pavlo (2015) compared “copy-on-write” to modication-in-place via logging for NVM.
ey reported that the log solution was a beer alternative. Copy-on-write algorithms require at
least two round trips to NVM: one to write the new state and another to switch the current state
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with the new state. is paper proposes several algorithms that only require a single round trip to
NVM and shows their performance benets.
Bhandari et al. (2016) proposes a memory allocator for NVM called Makalu that avoids cache
ush operations. eir algorithm does not ush data to NVM for standard allocation and free. Aer
a failure, it restores the allocator to a consistent state by performing a garbage collection cycle on
the persistent heap to reclaim lost objects. e single trip persistent set (STPS) algorithm in this
paper also avoids ushing when reusing memory locations, but it does not eliminate ushes in
general. Moreover, the STPS algorithm oers a key-value store interface, while Makalu provides an
allocator interface that requires additional mechanisms to nd and store values. Makalu relies on
garbage collection to restore the allocator state aer a failure, while STPS uses the semantics of a
key-value store to identify and free entries that do not contain current data.
Boehm and Chakrabarti (2016) studied persistent programming models for NVM. ey consider
the trade o between restrictions imposed on the programmer and the need to log updates outside
of critical sections. eir ndings apply to this work as well, but the memory model and algorithms
in this paper are aimed at the system designer and are not expected to be directly visible to a
programmer.
7 CONCLUSION
is paper presents the persistent cache store order (PCSO). We start with a model of the memory
system in which writes to dierent cache lines are not ordered, but writes to the same cache line
occur in the order in which they become visible to other threads. From this, we build a logging
algorithm that ensures atomicity of appending to the log while requiring only a single round
trip (ush) to non-volatile memory. e basic algorithm (CSO-VB) uses a single bit per cache
line to ensure appends are wrien atomically. We also discuss two extensions, CSO-Random and
CSO-FVB, that persist larger amounts of data. e new algorithms provide signicant performance
improvement over prior logging algorithms. Incorporating the CSO-VB algorithm into TinySTM
and Atlas produces performance improvement up to 16% and 12%, respectively. In general, the
CSO-VB and CSO-FVB algorithms perform well, but for specic log entry sizes, other techniques
may be worth considering.
Finally, we extend the logging algorithm to a persistent set (hashmap). is set also requires only
a single round trip to NVM for its modication operation. Furthermore, it also provides transactions
(with a limited amount of modications) at the data structure level.
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A OPTIMIZING SINGLE-TRIP PERSISTENT SET
Listing 5. STPS optimization
1 struct metadata{
2 long 1b v1:1;
3 long 1b v2:1;
4 long 8b txncount:8;
5 long 54b version:54;
6 }
7 node ∗∗prev, ∗curr;
8 findNode(key, bucketArray, &prev, &curr); // finds current entry and previous one
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9
10 void update(k, v) {
11 node ∗newentry = log.reuseOrAlloc();
12 bool localV1 = newentry−>meta.flipV1();
13 atomic thread fence(memory order release); // ensure flipping v1 happens before other writes
14 newentry−>k = k;
15 newentry−>v = v;
16 long 54b curr ver = versions.increment();
17 // Ensure v2 is wrien last by store with release semantics
18 newentry−>meta.set(ver = curr ver, txncount = 1, v2 = localV1, memory order release);
19 clflushopt(newentry); // flush cache line asynchroneously
20
21 node ∗∗prev, ∗curr; {\tiny }
22 findNode(key, bucketArray, &prev, &curr); // navigate while cache line is flushed
23 ∗prev = newElement; // links newElement to relevant bucket in bucketArray
24 if (curr−>k == k) { // k exists, replace curr with newentry
25 newentry−>next = next−>next;
26 log.allowReuse(curr);
27 }
28 else { // inserting new k,v pair between prev and curr.
29 newentry−>next = curr;
30 }
31 // current version flushed newentry here, aer the newentry−>next is set
32 sfence(); // ensure that clflushopt(newentry) is finished before we return from operation
33 }
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